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Abstract – State-of-the-art power semiconductor industry 
uses figure-of-merits (FOMs) for technology-to-technology 
and/or device-to-device comparisons. However, the existing 
FOMs are fundamentally nonlinear due to the nonlinearities 
of the parameters such as the gate charge and the output 
charge versus different operating conditions. A systematic 
analysis of the optimization of these FOMs has not been 
previously established. The optimization methods are verified 
on a 100 V power MOSFET implemented in a 0.18 µm partial 
SOI process. Its FOMs are lowered by 1.3-18.3 times and 
improved by 22-95 % with optimized conditions of quasi-zero 
voltage switching. 
Keywords – Figure of Merit, Gate Charge, Output Charge, 
Power MOSFET, Silicon-on-Insulator  
 
I. INTRODUCTION 
 
 One of the main challenges for state-of-the art very high 
frequency (VHF, 30-300 MHz) converters to be effectively 
used in industrial products is the selection of active 
components, i.e. power semiconductors [1]. For discrete 
power devices, the Wide Band Gap (WBG) semiconductors 
such as GaN and SiC are of consideration [2]. For 
integration of power devices with control and driver 
circuits on the same die, one promising way is to use 
Metal-Oxide-Semiconductor Field-Effect Transistors 
(MOSFETs) at different voltage domains in Silicon-on-
Insulator (SOI) processes [3].  
 Conventionally, different transistor technologies are 
compared quantitatively using figure-of-merits (FOMs) [4]. 
Another usage of the FOMs is to evaluate the overall 
performance of a power device for a switching application 
[5]. The technology or device that has a lower FOM index 
value is deemed to have a better performance. The early-
developed FOM such as Baliga FOM (BFOM) is solely 
based on the conduction loss minimization [6], and 
therefore does not apply to high frequency applications 
where the switching losses are not negligible. As 
technologies keep developing with emerging devices, 
different forms of FOMs are proposed in [4], [5], [7], [8]. 
However, recent researches show that these FOMs are not 
consistently used [5], [9]. This is because the FOMs 
typically consist of trade-off parameters such as on-
resistance and gate charge (or certain parts of the gate 
charge), and these contributing parameters depend on the 
specific operating conditions. As a result, the FOMs are 
fundamentally nonlinear and application-dependent on 
voltage and current conditions. A systematic analysis to 
optimize the nonlinear FOMs has not been previously 
established, but it is needed to fully explore the 
performance potentials of the integrated power MOSFETs, 
especially for partial SOI processes. In Section II, different 
evaluation methods are reviewed, and the most suitable test 
circuit for deriving FOMs is selected and implemented. In 
Section III, the nonlinearities of the gate charge and its 
different sub-components are analyzed. In Section IV, the 
FOMs are then synthesized by using the gate charge and 
other corresponding parameters. Optimization methods of 
the FOMs versus specific operating conditions are 
summarized and discussed. Section V concludes the paper.    
 
II. SELECTION AND IMPLEMENTATION OF TEST  
  
 Before composing the FOMs of a power MOSFET, the 
key parameters such as the gate charge and its sub-
components have to be known. The first way to obtain 
various charge parameters is to calculate the integration of 
the parasitic capacitances as a function of an operating 
voltage such as the drain-source voltage [4], [10], [11]. 
However, the calculated results inherently lead to errors. 
These errors come from the fact that the parasitic 
capacitances depend on not only the drain-source voltage 
but also the gate-source voltage [3], which is not taken into 
account as a variable for the integration calculation. Note 
that the parasitic capacitances themselves do not provide 
direct and accurate device-to-device comparisons [12], e.g. 
a device with a higher capacitance value in [13] switches 
faster than another device with a lower capacitance value. 
In addition, a device with a higher on-resistance value in 
[14] shows a better overall efficiency for a converter, 
compared to another device with a lower on-resistance 
value. Therefore, a more accurate way to obtain the gate-
charge parameters is needed, particularly for designing a 
gate-driver circuit [15] as well as calculating the FOMs. 
  The second way is to simulate the gate-charge behavior 
during switching transients. There is no standard test circuit 
for this, and different configurations are compared for 
choosing the most appropriate test circuit for the purpose of 
composing the FOMs. Some possible test circuits for 
evaluating the gate-charge behavior in the transistor turn-
on process are shown in Fig. 1. The simplest configuration 
is to use a resistive load [5], [16], [17], as shown in Fig. 
1(a). The configuration that uses a clamped inductive load 
[18]-[20] is shown in Fig. 1(b). The same circuit in Fig. 
1(b) can be reused for a double pulse test (DPT) circuit. By  
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   (a)                                      (b) 
       
                         (c)                                      (d) 
Fig. 1. Several test circuits for gate charge. (a) Resistive load. (b) 
Clamped inductive load. (c) Active load (simplified bias circuit). 
(d) Active load combined with an inductive load.     
replacing the current source with a voltage-pulse source 
[21], the transistor turn-on and turn-off energy losses are 
measured, instead of the gate-charge parameters. For both 
test circuits in Fig. 1(a) and (b), the voltage transition and 
current transition occur simultaneously when charging the 
gate of the transistor. As a result, the sub-components of 
the gate charge cannot be accurately extracted from the 
gate-charge curve. Therefore, these test circuits cannot be 
used for deriving the FOMs that are composed of sub-
components of the gate charge.  
 The configuration that uses an active load [13], [22], 
[23] is shown in Fig. 1(c) with a simplified bias circuit for 
the load. Another alternative test circuit is to use a gate-
source-shorted active load combined with an inductive load 
[24], as shown in Fig. 1(d). For both test circuits in Fig. 
1(c) and (d), the gate-charge curves are affected by the 
parasitic capacitances of the active loads as well as the 
device under test (DUT). Therefore, the resulting gate 
charge cannot be accounted for solely by the DUT. 
 
Fig. 2. Selected test circuit for gate charge (for deriving FOMs).  
 
Fig. 3. Simulated transient waveforms and naming conventions.  
 The principle of the switching power-pole configuration 
[25] that uses a transistor and a diode is adopted and used 
for the purpose of deriving different FOMs. With the setup 
shown in Fig. 2, the voltage and current transitions are 
separated apart, which results in clear definitions of the 
sub-components of the gate charge. Provided that the diode 
is ideal, it is basically equivalent to interchange the 
positions of the power MOSFET and the load part of the 
circuit [12], [26]. The bulk terminal of the power MOSFET 
is connected to the on-chip switching node. This can be 
done by utilizing the vertical and horizontal dielectric 
isolation of a partial SOI process. The diode is 
implemented using the Verilog-A Hardware Description 
Language (HDL), and it is deliberately modeled with no 
reverse current and no forward voltage drop. The drain 
current Idrain is always equal to the load current Iload.  
 The DUT is a 100 V power MOSFET implemented in a 
0.18 µm partial SOI process with a die area of 0.5276 mm2. 
The maximum operating gate-source voltage is 5.5 V. The 
HiSIM-HV models that are provided by the process 
foundry are used, which are complete surface-potential-
based models based on the drift-diffusion theory [27]. In 
contrast, the model that is conventionally from a discrete-
transistor manufacturer such as [22] uses the most basic 
Schichman-Hodges model, which is often used for initial 
manual analysis without considering mobility degradation 
and an inaccurate model for sub-micron technologies [28]. 
Using the setup in Fig. 2, the parasitic resistance and/or 
inductance at the gate terminal do not affect the gate-
charge results because the constant-amplitude current pulse 
is used. The parasitic inductance at the source terminal 
causes slight errors due to the resulting ringing of the drain 
current and the drain-source voltage. The results especially 
for the sub-components of the gate charge are most 
affected by the parasitic resistance at the source terminal, 
which is equivalent to adding an extra resistive load to the 
DUT, as previously discussed for Fig. 1(a). 
 The simulated transient waveforms are shown in Fig. 3. 
A current pulse of 1 mA is applied to the gate at 100 ns. 
The current pulse has a variable pulse width so that the 
gate-source voltage can be charged to different voltage 
potentials. The naming conventions are also shown in Fig. 
3 and defined as follows: the time interval t_Qgs1 starts 
(t_Qg starts) when the gate-source voltage Vgs starts to 
increase (i.e. at 100 ns when the current pulse to the gate is 
applied). The time interval t_Qgs2 starts (t_Qgs1 ends) when 
the drain current Idrain starts to increase. The time interval 
t_Qgd starts (t_Qgs2 ends) when the drain-source voltage Vds 
starts to decease. The time interval t_Qg ends when the 
final-state (i.e. the state at the end point of the gate-charge 
event) Vgs is reached. The end point of t_Qgd generally has 
no strict definition, and it is often stated as the point when 
the final-state Vds or the final-state drain-source resistance 
Rds (provided that the final-state Vgs is high enough to turn 
the transistor on, the final-state Rds is also called on-
resistance) is reached [5], [13], [16], [20], [23], [26]. In 
fact, both during and after the time interval t_Qgd, Vgs still 
continuously increases (slightly), and the resulting Vds (thus 
Rds) keeps decreasing, until the final-state Vgs is reached. In 
this paper, the end point of t_Qgd is defined as the intercept 
point of the extended lines of the Vgs curves during and 
after the time interval t_Qgd. 
 After the time intervals are obtained, the corresponding 
charges are calculated as the time intervals multiplied by 
the gate-charge current. The time interval t_Qgs2 multiplied 
by 1 mA gives so-called Qgs2. The time interval t_Qgd 
multiplied by 1 mA gives so-called Qgd. The time interval 
t_Qg multiplied by 1 mA gives the total gate-charge Qg. 
 
III. NONLINEARITIES OF GATE CHARGE 
  
 Using the evaluation methods in the previous section, the 
nonlinearities of the total gate-charge Qg and its sub-
components Qgd and Qgs2 versus different operating 
conditions are shown in Fig. 4. The equivalent Rds is 
evaluated under the same conditions, and it is derived as 
the ratio of the final-state Vds to the final-state Idrain. 
 
(a) 
 
(b) 
 
(c) 
Fig. 4. Gate charge Qg, its sub-components Qgd and Qgs2, and 
final-state Rds (simulated). (a) Versus final-state Vgs (Idrain = 1 A, 
Vds = 50 V). (b) Versus final-state Idrain (Vgs = 5 V, Vds = 50 V). (c) 
Versus original-state Vds (Idrain = 1 A, Vgs = 5 V). 
IV. OPTIMIZATION OF NONLINEAR FOMS  
  
 The FOMs in (1)-(4) are to be evaluated. FOMcom1 is 
commonly used [5], [7]-[9]. FOMcom2 is also widely 
accepted [5], [7]. FOMhard-sw and FOMsoft-sw are proposed in 
[4] for hard-switching application and soft-switching 
application, respectively. The soft-switching here generally 
refers to zero-voltage switching (ZVS) for transistor turn-
on transition and/or zero-current switching (ZCS) for 
transistor turn-off transition. 
 gdscom QRFOM 1           (1) 
 gddscom QRFOM 2           (2) 
  2gsgddsswhard QQRFOM            (3) 
  ossgdsswsoft QQRFOM            (4) 
 The output charge Qoss in (4) is analyzed as follows: for 
 
(a) 
 
(b) 
 
(c) 
Fig. 5. Nonlinear FOMs (simulated). (a) Versus final-state Vgs. (b) 
Versus final-state Idrain. (c) Versus original-state Vds.  
TABLE 1. OPTIMIZATION OF NONLINEAR FOMS 
 
Same 
as in 
Fig. 5 
Best-case FOM vs. Worst-case FOM 
FOM is lowered: by times (by percentage) 
FOMcom1 FOMcom2 FOMhard-sw FOMsoft-sw 
Vgs 
1.5 
(32 %) 
1.3 
(22 %) 
1.3 
(22 %) N/A 
Idrain 
2.2 
(55 %) 
3.0 
(67 %) 
3.7 
(73 %) N/A 
Vds 
1.4 
(30 %) 
18.3 
(95 %) 
2.2 
(54 %) 
2.2 
(54 %) 
  
the transistor turn-off process, the output capacitance of the 
power MOSFET is charged to the supply voltage by only a 
portion of the load current. Therefore, it is difficult to 
dynamically determine Qoss during the switching transients. 
Instead, Qoss is estimated with the transistor in the off-state. 
The gate, source, and bulk terminals are shorted to ground, 
and the output-charge current is applied to the drain 
terminal. For the same reason, Qoss (thus FOMsoft-sw) is only 
evaluated versus the drain-source voltage Vds.  
 The FOMs in (1)-(4) are then derived versus different 
operating conditions, with the results shown in Fig. 5. The 
results are also quantitatively summarized in Table 1, 
versus the same operating conditions as in Fig. 5. 
 First, the contradicting trends of FOMcom1 and FOMcom2 
are observed in Fig. 5(a). Another trade-off is between the 
final-state Rds and the total gate-charge Qg, as shown in Fig. 
4(a). Second, all FOMs in Fig. 5(b) are dominated by Rds. 
The equivalent Rds increases for high Idrain values, due to the 
quasi-saturation effects and the drain current compression 
effects [29]. This means that the transistor starts to leave 
the linear region. Third, Qgd in Fig. 4(c), which dominates 
FOMcom2 in Fig. 5(c), quickly vanishes when the original-
state (i.e. the state at the start point of the gate-charge 
event) Vds has a low value (comparable to the Vgs values 
during the time interval t_Qgd). This occurs when the 
transistor is in the quasi-saturation region before the gate-
charge event, with quasi-zero voltage switching. In 
contrast, if the transistor is forced to be in the linear region, 
which is closer to the real ZVS, it may not be able to 
deliver the required final-state Idrain or it can deliver the 
current only after the time interval t_Qgd. Therefore, the 
operation of the transistor is optimal in the quasi-saturation 
region rather than deeply in the linear region before the 
gate-charge event. The maximum improvement of 95 % 
(theoretically 100 %) is achieved for FOMcom2. It indicates 
that the power MOSFET is suitable for resonant and soft-
switching converters (quasi-ZVS is preferred to ZCS). 
 
V. CONCLUSION 
  
 A systematic analysis of the optimization of the 
nonlinear FOMs is performed for a 100 V power MOSFET 
implemented in a 0.18 µm partial SOI process. The FOMs 
(compared to the worst-case non-optimized FOMs) are 
lowered by 1.3-18.3 times and improved by 22-95 % with 
optimized quasi-zero voltage switching conditions.  
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